Low Level RF for superB

Olivier BOURRION

LPSC Grenoble

December 1, 2010



Table of Contents

LLRF motivation reminder

- Peedback techniques
 - Direct RF feedback
 - One turn delay feedback

3 Loop implementation

- Loop details
- Hardware plateform
- A few technical details

4 Summary



Table of Contents

LLRF motivation reminder

- Peedback techniques
 - Direct RF feedback
 - One turn delay feedback

3 Loop implementation

- Loop details
- Hardware plateform
- A few technical details

4 Summary



Cavity model



- $I_{\ensuremath{G}}$ Generator current
- $I_{\rm B}\,$ Beam current
- $\begin{array}{c} \mathbf{I}_{\mathrm{T}} \quad \mathsf{Cavity \ current} \\ (\overrightarrow{I_{T}} = \overrightarrow{I_{G}} + \overrightarrow{I_{B}}) \end{array}$
- I₀ Loss current in shunt resistance
- V_C Cavity voltage
- Q₁ Loaded quality factor
- ullet High intensity beam \rightarrow cavity voltage perturbated by I_B
- Objective: maintain constant V_C
 - I_G contribution should compensate I_B
 - Modulation of $I_B \rightarrow$ modulation I_G



Cavity tuning / phasor diagram



- $\phi_{
 m L}$ Loading angle
- $\phi_{
 m Z}$ Cavity tuning angle
- $\phi_{
 m B}$ Stable phase angle (above transition I_B points upward)
- From diagram study: $\tan \phi_Z = \tan \phi_0 + \frac{I_B}{I_0} (\tan \phi_0 \sin \phi_B + \cos \phi_B)$
- Maintaining generator current in phase with cavity voltage \rightarrow tan $\phi_Z = \frac{l_B}{h} \cos \phi_B$
- Cavity tuning angle increase with current
- Frequency shift due to cavity tuning $\delta f = -f_{RF} \frac{Z_{sh}}{Q} \frac{I}{V_{PF}} N_c$
 - In LER: 233 kHz
 - In HER: 252 kHz
- Values close to $\omega_{rev} \omega_s$ (227 kHz- 2.65 kHz)



Instabilities and cavity impedance

• Instabilities growth rates proportionnal to the cavities impedance:

$$\tau_l^{-1} \approx \frac{e I_B F_{rf} \alpha}{2 E Q_s} \left[\text{Re } Z_c(\omega_{rf} + l\omega_{rev} + \omega_s) - \text{Re } Z_c(\omega_{rf} - l\omega_{rev} - \omega_s) \right]$$

• Applying this to the detunned cavity impedance yields:



- mode -1 growth rate is 33 ms⁻¹ (baseline LER)
 - Comparable to synchrotron frequency $(1/ au_{-1})/\omega_s \sim 0.5$
 - Exceed the radiation damping rate (LER damping time =20.3 ms) ($1/\tau_{-1}$)/($1/\tau_{d}$) \sim 670

Direct RF feedback One turn delay feedback

Table of Contents

LLRF motivation reminder

- 2 Feedback techniques
 - Direct RF feedback
 - One turn delay feedback

3 Loop implementation

- Loop details
- Hardware plateform
- A few technical details

4 Summary



Direct RF feedback One turn delay feedbacl

Direct RF feedback (1/2)



• In theory the highest gain GA is desired:

- $\bullet\,$ Maintain loop stability \to Phase Margin is impacted by loop delay
- Canonical value of $PM = \pi/4$ yields

$$GAR \leq rac{Q}{\omega_r} rac{rac{\pi}{4T} + 2\omega_r}{1 + \omega_r rac{4T}{\pi}} = G_{max}AR$$

• Impedance reduction limited by the loop delay T



Direct RF feedback One turn delay feedback

Direct RF feedback (2/2)

• Plots with loop gain = 1.3 × G_{max}AR (flat response) and T=440 ns (PEP2 delay value)



- Maximum impedance decreased by a factor of 12.8
- -1 Mode is damped by a factor of 20
- Side effect: other modes growth rates are increased!
- More impedance reduction is needed



Direct RF feedback One turn delay feedbac

Delay influence



Olivier BOURRION

LLRF for superB

aboratoire de Physique ubatorique et de Conec 10 / 30

Direct RF feedback One turn delay feedback

Comb filter feedback principle



- Overcome loop delay limitation
- Correction applied with one turn delay
- Minimize impedance at certain frequencies
- Attenuation needed at synchrotron sidebands \rightarrow dual peaked comb filter $H_{comb}(jw) = \frac{G(1 - e^{-jwT_{rev}})}{1 - 2K\cos(2\pi\nu_s)e^{-jwT_{rev}} + K^2e^{-j2wT_{rev}}}$
- Response is modified by the complement to reach one turn delay $H(jw) = H_{comb}(jw) \times e^{-jw(T_{rev} T_g)}$



Direct RF feedback One turn delay feedback

Comb filter details



• The closest K come to the unity, higher the gain, and narrower the bandwidth

Direct RF feedback One turn delay feedback

Comb filter feedback limitations

- $\bullet\,$ Out of klystron bandwidth, large dephasing \rightarrow loop instability
- \bullet Precompensation of the dephasing \rightarrow phase equalizer
- Gain margin of 10 dB for loop stability (when $\phi = \pi$) $G_{max} \leq \frac{1 + 2K \cos(2\pi\nu_s) + K^2}{6}$
- Max gain on comb loop is function of K
 - with K=63/64 G=0.655
 - with K=127/128 G=0.660
- Reminder: longitudinal radiation damping rate: 0.0492 ms⁻¹



Direct RF feedback One turn delay feedback

Simulations

K=63/64



 $\begin{array}{c} {\sf K}{=}127/128 \\ {\sf 33\ ms^{-1}} \rightarrow \\ {\sf 0.05\ ms^{-1}} \end{array}$

Olivier BOURRION

LLRF for superB

Loop details Hardware plateform A few technical details

Table of Contents

LLRF motivation reminder

- 2 Feedback techniques
 - Direct RF feedback
 - One turn delay feedback

3 Loop implementation

- Loop details
- Hardware plateform
- A few technical details

4 Summary



Loop details Hardware plateform A few technical details

LLRF feedback overview



Loop details Hardware plateform A few technical details

Cavity tuning

Tuner loop

- Minimizing of the phasing between cavity probe signal and cavity forward voltage
- Setpoint: load offset angle

Angle offset loop

PEP2 implementation arguments. Since all cavities have the same voltage applied, it may be necessary to:

- decrease the gap voltage by having non zero angle. Lowers voltage on fragile cavity
- compensate eventual misphasing between beam and generator current (relative beam phase due to geometry, waveguide length, ...)



Loop details Hardware plateform A few technical details

Gap feedforward (1/2)

Problem

- Gap in the ring, is like an amplitude modulation of the beam current
- Current generator with feedback loop is there to compensate beam current effect on the cavity
- Empty bunch \rightarrow cavity voltage is not degraded by beam current, power not extracted by beam, unnecessary power used
- Need a way to avoid unnecessary modulation of the klystron

Back to loops overview



Loop details Hardware plateform A few technical details

Gap feedforward (2/2)

Solution

- Detect periodic gap transients by sampling cavity sum signal over one turn
- Adaptative filtering is done by combining previous sampling and station I&Q reference in order to minimize the gap transient effect
- Orrection is applied one turn later

Longitudinal feedback input

- In order to provide more power for kicking lower order mode
- Ocsine and sine of LFB kick is applied to Q & I outputs of the model respectively



Loop details Hardware plateform A few technical details

Gap voltage loop

Gap voltage has to be maintained constant

- Direct RF loop works well to damp transient but the loop gain is small
- Workaround: use a slow loop that will modify setpoints (station l&Q reference)
- Minimize error at fundamental frequency between gap voltage and forward voltage with higher gain

Back to loops overview



Loop details Hardware plateform A few technical details

Klystron loops

- Anti saturation loop
 - tend to maintain a constant drive power by changing HVPS
 - $\bullet \ \rightarrow \ {\sf Keep} \ {\sf Klystron} \ {\sf out} \ {\sf of} \ {\sf saturation}$
- Klystron gain loop
 - Direct RF and comb loop must see a constant klystron gain
 - But previous loop plays with HVPS in order to keep constant drive power
 - This loop hides gain changes due to HVPS changes (like in PEP2)
 - Can be used to linearize klystron response (feedback loop using klystron output power)
- Klystron ripple (or phase) loop
 - Changes in HVPS induces phase shift in the klystron
 - Slow changes due to anti saturation loop could be hidden by a slow loop
 - $\bullet\,$ However HVPS usually display ripples \rightarrow fast computation needed



Hardware plateform

All digital solution



- Digital Down ٠ Conversion
- Group delay is ۰ critical
- Data in one ۵ board
- Computing ۰ power
- Memories for ۵ fault recording and excitation

Monitoring DSP, build fast amplitude and phase monitoring signals Interlock interfaces (arcing???) Grens aboratoire de Mysiqu

Loop details Hardware plateform A few technical details

FPGA content - focus on latency critical path



Serv Group delay sensitive One turn delay for computation Eventual DSP interfaces

- The sharper the CIC filter, the larger the group delay
- PID used as lead compensator, negative group delay!
- PEP2 RFP module had 86 ns of I/O delay, BW=3 MHz (Teytelman)
- Total duration 17/19 + 12 due to ADC/DAC is 29/31 clock cycles
- Worst case: at 250 MHz ightarrow 31 imes 4 ns = 124 ns ! back to delay influence

Loop details Hardware plateform A few technical details

Digital Down Conversion (DDC) (1/2)

Principle



- Bring bandwidth of interest to baseband by multiplying a signal at Intermediate Frequency by a sine and cos at the same IF frequency
- Benefits:
 - No dissymmetry in I&Q pathes (path length, encoding, ...)
 - No susceptibility to DC offsets
- Focus on latency critical path



Loop details Hardware plateform A few technical details

Digital Down Conversion (2/2)

Simplification possible by using $Fs = 4 \times IF$ in the limited latency path.



- Easier to implement, doesn't need real multipliers and sine/cos table (values 0,1,-1,0)
- Input should be clean or steeply bandpass filtered \rightarrow at the cost of group delay!!
- Mixer quality (IF harmonics!) \rightarrow existing chips have attenuation of first harmonics <-65 dB



Loop details Hardware plateform A few technical details

CIC design



- Very simple to implement in FPGA
- Only additions/substractions
- Following slides will present two sets of parameters (D=1,R=4, M=2 or M=3).
- Interesting to note filter selectivity vs group delay.



LLRF motivation reminder Loop implementation Summary

A few technical details

CIC design



Olivier BOURRION

Loop details Hardware plateform A few technical details

CIC design



Olivier BOURRION

Table of Contents

LLRF motivation reminder

- Peedback techniques
 - Direct RF feedback
 - One turn delay feedback

3 Loop implementation

- Loop details
- Hardware plateform
- A few technical details

4 Summary





- By simulation, the highest growth rate should be 0.05 ms⁻¹, in real life should be a higher, influence of non-linearity (in PEP2, discrepancy factor of 4-5)
- All feedbacks can be implemented in a digital fashion (FPGA or software for slow loop) → Flexibility and maintenability

